2026. High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder. International Journal of Information and Electronics Engineering. 16, 2 (May 2026), 162–168. DOI:https://doi.org/10.48047/yxvfap86.