“High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder”, IJIEE, vol. 16, no. 2, pp. 162–168, May 2026, doi: 10.48047/yxvfap86.