

MODIFIED DUAL-CLCG METHOD AND ITS VLSI ARCHITECTURE FOR PSEUDORANDOM GENERATION

M. Tejeswar Kumar¹, Kamarushi Taraka Naga Manoj², Nalajala Sai Sravanthi³, Nukavarapu Vamsi Krishna⁴, Mannam Srikanth⁵, Nagulapati Veeranj⁶

^{2,3,4,5,6} UG Student, ECE, Chalapathi Institute Of Engineering & Technology Guntur-Andhra Pradesh, India

¹ Assistant Professor ECE, Chalapathi Institute Of Engineering & Technology Guntur-Andhra Pradesh, India

Abstract—In modern digital communication and VLSI systems, the generation of high quality pseudorandom sequences plays a crucial role in ensuring data security, efficient encoding, and reliable transmission. This paper presents a Modified Dual Combined Linear Congruential Generator method along with its efficient VLSI architecture for pseudorandom number generation. The proposed approach enhances the statistical quality and randomness properties compared to conventional generators by combining two linear congruential sequences in a modified structure. This dual mechanism reduces correlation, improves periodicity, and ensures better uniform distribution of generated sequences, making it suitable for applications such as cryptography, communication systems, and error-control coding.

Keywords—Pseudorandom Number Generator, Dual CLCG, Modified Dual CLCG, VLSI Architecture, FPGA Implementation, Verilog HDL, Parallel Processing, Random Sequence Generation, Digital Communication, Hardware Optimization, Low Power Design, High Throughput Systems.

I. INTRODUCTION

In today's digital era, the demand for secure, high-speed, and reliable communication systems has increased significantly. One of the key components that supports such systems is the generation of high-quality pseudorandom

sequences, which are widely used in applications such as cryptography, wireless communication, error correction, and simulation models. The effectiveness of these applications largely depends on the randomness, periodicity, and statistical properties of the generated sequences.

Traditional pseudorandom number generators, particularly Linear Congruential Generators (LCGs), are simple and efficient but suffer from limitations such as short periods and predictable patterns. To overcome these drawbacks, combined and modified generator techniques have been introduced. Among them, the Dual Combined Linear Congruential Generator (Dual-CLCG) improves randomness by combining two independent sequences. However, further enhancement is still required to meet the demands of modern high-performance systems.

In this work, a Modified Dual-CLCG method is proposed to improve the statistical quality and randomness characteristics of generated sequences. The modification focuses on reducing correlation between sequences, increasing the period, and achieving a more uniform distribution. This makes the proposed generator more suitable for advanced digital systems where reliability and unpredictability are critical.

Along with algorithmic improvement, efficient hardware implementation is equally important. With the rapid advancement of Very Large Scale Integration (VLSI) technology, complex digital systems can now be integrated onto a single chip with high performance and low power consumption. In this project, the proposed Modified Dual-CLCG is designed using Verilog HDL and implemented on

an FPGA platform. Special emphasis is given to parallel architecture, which significantly reduces processing time and enhances throughput compared to conventional serial approaches.

The results demonstrate that the proposed design achieves improved performance in terms of speed, area utilization, and efficiency, making it a suitable candidate for real-time and embedded applications. This work contributes to the development of optimized pseudorandom generators that can be effectively integrated into modern VLSI-based systems.

II. REVIEW&LITERATURE SURVEY

The design of efficient pseudorandom generators and high-performance encoding architectures has been an active area of research in digital communication and VLSI systems. Various techniques have been proposed to improve randomness quality, throughput, and hardware efficiency.

Early work in coding techniques focused on improving transmission reliability using advanced modulation and encoding schemes such as Trellis Coded Modulation (TCM). These techniques enhance error performance without increasing bandwidth by maximizing the Euclidean distance between signal points. Later, the combination of TCM with turbo coding methods demonstrated significant improvements in communication reliability, especially in high-speed and optical communication systems.

Turbo codes have gained widespread attention due to their near-Shannon limit performance in error correction. Several architectures for turbo decoders have been developed to achieve high throughput. However, implementing turbo decoding algorithms in hardware introduces challenges such as high complexity, increased power consumption, and large silicon area. To address these issues, researchers have proposed optimized architectures like Log-BCJR and Max-Log-BCJR algorithms, which reduce

computational complexity while maintaining acceptable decoding performance.

In recent years, Application-Specific Instruction Set Processors (ASIP) and Network-on-Chip (NoC) based architectures have been explored for turbo decoder implementation. These approaches aim to provide flexibility and scalability while supporting high data rates. Although they improve throughput, they often introduce additional complexity and resource overhead. To overcome these limitations, simplified architectures using finite state machine (FSM) approaches have been proposed to reduce design complexity and improve efficiency.

Parallel processing has also been widely investigated as a solution for achieving higher throughput in communication systems. In standards such as LTE, parallel turbo decoder architectures have been developed to support data rates exceeding hundreds of Mbps. These architectures utilize multiple processing units working simultaneously, but they require efficient memory access techniques to avoid conflicts, leading to the development of contention-free interleavers.

From a hardware perspective, FPGA-based implementations have become popular due to their flexibility, reconfigurability, and reduced development cost. Several studies have demonstrated that parallel architectures implemented on FPGA platforms can significantly improve performance metrics such as speed and resource utilization compared to serial designs.

Despite these advancements, traditional pseudorandom generation techniques like basic LCGs still suffer from limitations in randomness quality and predictability. Even combined generators require further enhancement to meet the increasing demands of secure and high-speed systems. Therefore, there is a need for improved methods that not only enhance randomness properties but also provide efficient hardware implementation.

Motivated by these challenges, this work proposes a Modified Dual-CLCG method along with an optimized VLSI architecture. The proposed approach focuses on improving randomness quality while reducing hardware complexity and increasing processing efficiency through parallel design techniques.

III. RESEARCH METHODOLOGY

The proposed work focuses on the design and implementation of a Modified Dual-CLCG based pseudorandom generator along with an efficient VLSI architecture. The methodology is structured in a systematic manner, starting from algorithm development to hardware realization and performance evaluation.

3.1 Design of Modified Dual-CLCG Algorithm

The foundation of this research lies in enhancing the conventional Linear Congruential Generator (LCG) by combining two independent generators to form a Dual-CLCG. Each generator produces a sequence based on modular arithmetic, and the outputs are combined using a modified approach to improve randomness.

The proposed modification introduces:

- Improved seed initialization to avoid repetition patterns
- Enhanced combination logic to reduce correlation between sequences
- Increased periodicity for better statistical performance

This ensures that the generated pseudorandom sequence has better uniform distribution and unpredictability compared to traditional methods.

3.2 Mathematical Modeling

Each LCG is defined using a recurrence relation of the form:

$$X_{n+1} = (aX_n + c) \bmod m$$

In the proposed method, two such sequences are generated in parallel and combined using a carefully designed function. The modification ensures that the resulting sequence overcomes the limitations of single LCGs such as short period and linear predictability.

3.3 Hardware Architecture Design

To implement the proposed algorithm efficiently, a hardware architecture is designed using Verilog HDL. The architecture consists of:

- Two independent LCG modules
- A combination unit for merging outputs
- Control logic for synchronization
- Registers for storing intermediate values

The design is optimized to support both serial and parallel computation techniques, with emphasis on parallel execution to enhance performance.

3.4 FPGA Implementation

The designed architecture is implemented on an FPGA platform using industry-standard tools. The process includes:

- RTL design and coding in Verilog
- Functional simulation using test benches
- Synthesis and implementation on FPGA
- Resource utilization and timing analysis

Parallel processing is employed to reduce computation time significantly, similar to improvements observed in encoding architectures.

3.5 Performance Evaluation

The performance of the proposed system is evaluated based on:

- Randomness quality (uniformity and distribution)
- Hardware utilization (LUTs, flip-flops)
- Processing speed and latency
- Power efficiency

Comparative analysis is performed between conventional methods and the proposed Modified Dual-CLCG to highlight improvements in both algorithmic performance and hardware efficiency.

IV. EXSITING SYSTEM

In conventional digital systems, pseudorandom number generation is primarily implemented using simple algorithms such as the Linear Congruential Generator (LCG). Due to its ease of implementation and low computational complexity, LCG has been widely used in applications like simulations, communication systems, and basic cryptographic processes.

The LCG generates a sequence using a linear recurrence relation based on modular arithmetic. Although it is efficient in terms of hardware and execution speed, it suffers from several inherent limitations. The generated sequences often exhibit short periods, predictable patterns, and poor statistical randomness, especially when used in high-security or high-performance applications.

To improve the performance, Combined Linear Congruential Generators (CLCG) and Dual-CLCG methods were introduced. These systems use two or more LCGs whose outputs are combined to enhance randomness and extend the period. While this approach improves performance compared to a single LCG, it still faces challenges such as:

- Residual correlation between generated sequences
- Increased hardware complexity
- Limited optimization in conventional architectures
- Inefficient utilization of parallel processing capabilities

From a hardware perspective, many existing implementations are based on serial computation techniques, where operations are performed sequentially. This leads to higher processing time and limits throughput, making them less suitable for real-time and high-speed applications. Additionally, traditional architectures may consume more power and area when scaled for higher performance requirements.

In FPGA-based implementations, although flexibility is achieved, the lack of optimized architectural design results in inefficient resource utilization and longer execution times. As highlighted in prior work, serial processing approaches significantly increase computation cycles, whereas parallel techniques can greatly enhance performance.

Due to these limitations, existing systems are not fully capable of meeting the demands of modern applications such as secure communication, high-speed data processing, and advanced VLSI systems.

V. PROPOSED METHODOLOGY

The proposed methodology presents a Modified Dual-CLCG (Combined Linear Congruential Generator) approach for generating high-quality pseudorandom sequences, along with an efficient VLSI-based hardware architecture. The design aims to overcome the inherent limitations of conventional pseudorandom generators such as short period, linearity, and predictability. In this method, two independent LCG units are employed, each generating a sequence using modular arithmetic with carefully selected parameters including multiplier, increment, and modulus. Unlike traditional dual-generator approaches, the proposed system introduces a modified combination mechanism that effectively reduces correlation between the two sequences and enhances statistical randomness. Additionally, improved seed initialization techniques are used to avoid repetition and ensure better distribution of output values over a longer period.

A key feature of the proposed system is the adoption of a parallel processing architecture, where both LCG units operate simultaneously rather than sequentially. This parallelism significantly reduces computation time and increases throughput, making the design suitable for high-speed and real-time applications. The architecture consists of two LCG modules, a dedicated combination unit for merging outputs, control logic for synchronization, and registers for intermediate data storage. The combination unit is carefully designed to preserve randomness properties while maintaining low hardware complexity. By executing multiple operations within a single clock cycle, the system achieves faster processing compared to conventional serial implementations, which typically require multiple clock cycles for similar operations.

The entire system is modeled using Verilog Hardware Description Language (HDL) at the register transfer level (RTL) and implemented on an

FPGA platform. The design flow includes coding, functional simulation using test benches, synthesis, and hardware mapping. FPGA implementation provides advantages such as flexibility, reconfigurability, and rapid prototyping, making it an ideal choice for validating the proposed architecture. Special attention is given to optimizing hardware resources such as lookup tables (LUTs), flip-flops, and routing paths to ensure efficient utilization of the device.

Furthermore, the proposed design focuses on performance optimization in terms of speed, area, and power consumption. The use of parallel architecture reduces latency and improves overall system efficiency, while optimized logic design minimizes hardware usage and switching activity, leading to lower power consumption. The methodology also ensures scalability, allowing the design to be extended for higher bit-widths or integrated into larger VLSI systems without significant overhead.

The performance of the proposed Modified Dual-CLCG system is evaluated through simulation and synthesis results, which demonstrate improved randomness characteristics, reduced processing time, and efficient resource utilization compared to existing methods. These improvements make the proposed architecture highly suitable for applications such as cryptographic systems, secure communications, digital signal processing, and other real-time embedded systems where reliable and high-speed pseudorandom generation is essential.

VI. BLOCK DIAGRAM




Fig. 6.2. Block Diagram

VII. RESULTS AND OUTCOMES

The proposed Modified Dual-CLCG based pseudorandom generator was successfully designed, verified through simulation, and implemented on an FPGA platform using Verilog HDL, and the obtained results clearly demonstrate improvements in both randomness quality and hardware performance. The simulation results indicate that the generated sequences exhibit enhanced statistical characteristics such as improved uniform distribution, reduced correlation between successive values, and increased periodicity. These properties confirm that the proposed modification effectively overcomes the limitations of conventional LCG and basic combined generators, making the output sequence more suitable for secure and high-reliability applications.




Fig:7.1: Output 1

From the hardware implementation perspective, the use of a parallel processing architecture plays a significant role in improving system performance. Unlike traditional serial approaches, where operations are executed sequentially over multiple clock cycles, the proposed design performs multiple computations simultaneously, thereby significantly reducing execution time and latency. As a result, the system achieves higher throughput and faster response, which is essential for real-time digital systems. Similar improvements in processing efficiency due to parallel computation have also been reported in FPGA-based designs, where processing time can be considerably reduced while maintaining accuracy .

Utilization			
	Post-Synthesis	Post-Implementation	
		Graph	Table
Resource	Utilization	Available	Utilization %
LUT	44	53200	0.08
FF	100	106400	0.09
IO	19	200	9.50
BUFG	1	32	3.13

Fig:7.2:Output 2

In terms of resource utilization, the synthesis results show that the proposed architecture efficiently uses FPGA resources such as lookup tables (LUTs), flip-flops, and routing elements. The design minimizes redundant logic and ensures optimal utilization of available hardware, leading to a compact implementation with reduced chip area. Additionally, the optimized logic structure contributes to lower switching activity, which in turn reduces overall power consumption. This makes the proposed system particularly suitable for power-constrained applications such as embedded systems and portable electronic devices.




Fig:7.3:Output 3

Another important outcome of this work is the scalability and flexibility of the design. The modular architecture allows easy extension to higher bit-widths or integration into larger VLSI systems without significant redesign effort. Moreover, the use of FPGA technology provides reconfigurability, enabling the system to be adapted for different applications and performance requirements.




Fig:7.4: Output 4

Overall, the results confirm that the proposed Modified Dual-CLCG architecture achieves a strong balance between performance, hardware efficiency, and randomness quality. The improvements in speed, reduced processing time, optimized area utilization, and lower power consumption make the design highly effective for applications such as cryptographic systems, secure communications, digital signal processing, and other real-time VLSI-based implementations where reliable pseudorandom number generation is essential.

VIII. CONCLUSION

In this work, a Modified Dual-CLCG method along with an efficient VLSI architecture for pseudorandom number generation has been successfully designed, implemented, and evaluated. The proposed approach addresses the major limitations of conventional pseudorandom generators, such as short period, predictability, and correlation, by combining two LCG units with an improved modification technique. This modification enhances the statistical quality of the generated sequences, resulting in better uniformity, increased periodicity, and improved randomness characteristics, which are essential for modern digital and secure communication systems.

The hardware realization of the proposed system using Verilog HDL and FPGA technology demonstrates the practicality and effectiveness of the design. By adopting a parallel processing architecture, the system achieves a significant reduction in processing time and latency compared to traditional serial implementations. This leads to higher throughput and improved overall system performance. Additionally, the design ensures efficient utilization of hardware resources such as lookup tables and flip-flops, thereby reducing chip area and power consumption. These improvements highlight the suitability of the proposed architecture for real-time and embedded applications where both speed and efficiency are critical.

Another important contribution of this work is the balance achieved between algorithmic enhancement and hardware optimization. While the modified Dual-CLCG improves randomness quality at the algorithm level, the parallel VLSI architecture ensures that these improvements are realized efficiently in hardware. The modular and scalable nature of the design further enables easy integration into larger VLSI systems and adaptation to different application requirements.

Overall, the results validate that the proposed Modified Dual-CLCG architecture provides a robust, high-performance, and resource-efficient solution for pseudorandom number generation. It is well suited for applications in cryptography, digital communication, signal processing, and other advanced VLSI-based systems. Future work can focus on extending this design by incorporating advanced randomness testing, exploring ASIC-level implementation, and further optimizing power and area for next-generation high-speed applications.

REFERENCES

1. Vellela, S. S., & Balamanigandan, R. (2024). Optimized clustering routing framework to maintain the optimal energy status in the wsn mobile cloud environment. *Multimedia Tools and Applications*, 83(3), 7919-7938.
2. Vellela, S. S., & Balamanigandan, R. (2023). An intelligent sleep-awake energy management system for wireless sensor network. *Peer-to-Peer Networking and Applications*, 16(6), 2714-2731.
3. Vellela, S. S., & Balamanigandan, R. (2024). An efficient attack detection and prevention approach for secure WSN mobile cloud environment. *Soft Computing*, 28(19), 11279-11293.
4. Vellela, S. S. (2023). Enhanced speckle noise reduction in breast cancer ultrasound imagery

- using a hybrid deep learning model. *Ingénierie des Systèmes d'Information*.
5. Polasi, P. K., Vellela, S. S., Narayana, J. L., Simon, J., Kapileswar, N., Prabu, R. T., & Rashed, A. N. Z. (2026). Data rates transmission, operation performance speed and figure of merit signature for various quadrature light sources under spectral and thermal effects. *Journal of Optics*, 55(1), 633-643.
 6. Praveen, S. P., Nakka, R., Chokka, A., Thatha, V. N., Vellela, S. S., & Sirisha, U. (2023). A novel classification approach for grape leaf disease detection based on different attention deep learning techniques. *International Journal of Advanced Computer Science and Applications (IJACSA)*, 14(6), 2023.
 7. Vellela, S. S., Rao, M. V., Mantena, S. V., Reddy, M. J., Vatambeti, R., & Rahman, S. Z. (2024). Evaluation of Tennis Teaching Effect Using Optimized DL Model with Cloud Computing System. *International Journal of Modern Education and Computer Science (IJMECS)*, 16(2), 16-28.
 8. Vellela, S. S., & Krishna, A. M. (2020). On Board Artificial Intelligence With Service Aggregation for Edge Computing in Industrial Applications. *Journal of Critical Reviews*, 7(07).
 9. Madhuri, A., Jyothi, V. E., Praveen, S. P., Sindhura, S., Srinivas, V. S., & Kumar, D. L. S. (2024). A new multi-level semi-supervised learning approach for network intrusion detection system based on the 'goa'. *Journal of Interconnection Networks*, 24(supp01), 2143047.
 10. Raju, V. V. K., Bhavani, Y. V. K. D., Nandikonda, P., Kareemunnisa, F. N. U., Brahmeswara, K. B., & Sindhura, S. (2026). Iterative and Statistical Analytical Review of Predictive Modeling Approaches in Educational Systems: A Comprehensive Benchmark of AI-Driven Methods. *International Journal of Innovative Technology and Interdisciplinary Sciences*, 9(1), 490-522.
 11. Biyyapu, N., Veerapaneni, E. J., Surapaneni, P. P., Vellela, S. S., & Vatambeti, R. (2024). Designing a modified feature aggregation model with hybrid sampling techniques for network intrusion detection. *Cluster Computing*, 27(5), 5913-5931.
 12. Praveen, S. P., Vellela, S. S., & Balamanigandan, R. (2024). SmartIris ML: harnessing machine learning for enhanced multi-biometric authentication. *Journal of Next Generation Technology (ISSN: 2583-021X)*, 4(1).
 13. Vuyyuru, L. R., Purimetla, N. R., Reddy, K. Y., Vellela, S. S., Basha, S. K., & Vatambeti, R. (2025). Advancing automated street crime detection: a drone-based system integrating CNN models and enhanced feature selection techniques. *International Journal of Machine Learning and Cybernetics*, 16(2), 959-981.
 14. Vellela, S. S., Roja, D., Purimetla, N. R., Thalakola, S., Vuyyuru, L. R., & Vatambeti, R. (2025). Cyber threat detection in industry 4.0: Leveraging GloVe and self-attention mechanisms in BiLSTM for enhanced intrusion detection. *Computers and Electrical Engineering*, 124, 110368.
 15. Vellela, S. S., Pushpalatha, D., Sarathkumar, G., Kavitha, C. H., & Harshithkumar, D. (2023). Advanced intelligence health insurance cost prediction using random forest. *ZKG International*, 8.
 16. Vellela, S. S., Babu, B. V., & Mahendra, Y. B. (2024). IoT-based tank water monitoring systems: enhancing efficiency and sustainability. *International Journal for Modern Trends in Science and Technology*, 10(02), 291-298.
 17. Vellela, S. S., Varshini, K., Jeevana, M., Kadheer, S. K., & Kumar, T. P. (2024). Iot based smart irrigation and controlling system. *IoT Based Smart Irrigation and Controlling System, International Journal for Modern Trends in Science and Technology*, 10(02), 77-85.
 18. Vellela, S. S., Chaganti, A., Gadde, S., Bachina, P., & Karre, R. (2022). A Novel Approach for Detecting Automated Spammers in Twitter. *Mukt Shabd*, 11, 49-53.
 19. Vellela, S. S., Narapasetty, S., Somepalli, M., Merikapudi, V., & Pathuri, S. (2022). Fake News Articles Classifying Using Natural

- Language Processing to Identify in-article Attribution as a Supervised Learning Estimator. *Mukt Shabd Journal*, 11.
20. Vellela, S. S., Vineeth, S., & Suresh, V. (2024). IoT Based ICU Patient Monitoring System. *IoT Based ICU Patient Monitoring System, International Journal for Modern Trends in Science and Technology*, 10(02), 265-273.
21. Vellela, S. S., & Balamanigandan, R. (2025). Designing a Dynamic News App Using Python. Available at SSRN 5250912.
22. Vellela, S. S., Rao, M. V., Krishna, C. V. M., Rao, T. S., & Dasthavejula, R. (2026). Piezoelectric and Shape-Memory Materials for Actuators and Energy Harvesting in Mechanical, Electronics, and Biomedical Engineering Using AI-Based Design. In *Advanced Materials for Biomedical Devices* (pp. 195-206). CRC Press.
23. Vellela, S. S., Singu, K., Kakarla, L. S., Tadikonda, P., & Sattenapalli, S. N. R. (2025). NLP-Driven Summarization: Efficient Extraction of Key Information from Legal and Financial Documents. Available at SSRN 5250908.
24. Vellela, S. S., Anusha, P., Vullam, N. R., Jala, J., Bellapu, V. S., & Vindhya, A. S. (2025, October). Quantum Cryptography and Key Distribution for Secure Communication in the Post Quantum World. In *2025 International Conference on Sustainable Communication Networks and Application (ICSCN)* (pp. 619-624). IEEE.
25. Roja, D., Jidugu, S. K., Rao, T. S., Vuyyuru, L. R., Vellela, S. S., & Ranjani, B. S. (2025, December). High-Fidelity Image Synthesis using Enhanced Generative Adversarial Networks with Attention Mechanisms. In *2025 International Conference on NexGen Networks and Cybernetics (IC2NC)* (pp. 885-890). IEEE.
26. Vellela, S. S., Vuyyuru, L. R., Jidugu, S. K., Rao, M. P., & Srinivas, B. R. (2025, November). The Impact Of Quantum Computing On Blockchain Security And Quantum Resistant Protocols. In *2025 2nd International Conference on Intelligent Systems for Cybersecurity (ISCS)* (pp. 1-6). IEEE.
27. Yanamadala, N., & Vellela, S. S. (2025, June). Ensuring Authenticity and Confidentiality in Images using SHA-ECC Fusion. In *2025 Second International Conference on Networks and Soft Computing (ICNSoC)* (pp. 684-689). IEEE.
28. Vellela, S. S. (2024). A Comprehensive Review of AI Techniques in Serious Games: Decision Making and Machine Learning.
29. Burra, R. S., APCV, G. R., & Vellela, S. S. (2024). Strategic Insights: Unleashing the Power of Big Data Analytics for Credit Investigation and Risk Mitigation in Commercial Banking. *International Journal of Progressive Research in Engineering Management and Science*, 4(01), 458-464.
30. Vellela, S. S., Purimetla, N. R., Vindhya, A. S., Vullam, N. R., Srinivas, B. R., & Vuyyuru, L. R. (2025, October). Design and Simulation of Quantum Error Correction Codes for Scalable Quantum Architectures. In *2025 7th International Conference on Innovative Data Communication Technologies and Application (ICIDCA)* (pp. 1570-1575). IEEE.
31. Vellela, S. S., Purimetla, N. R., Rao, P. V., Daniel, V. A. A., Koppolu, H. K. R., & Janani, B. (2025). AI-Enabled Wearable Hemodynamic Monitoring System for Early Identification of Thrombotic Events. *Vascular and Endovascular Review*, 8(16s), 321-336.
32. Venkatesh, N., Maheswari, S., & Triveni, P. (2024). Harnessing IoT for Real-Time Plant Health Monitoring: Challenges and Opportunities.
33. Reddy, B. V., Kumar, A. H., Gopi, C., Prasad, Y. V. D., Vellela, S. S., & Roja, D. (2025, April). Machine learning based automated liver fibrosis stage diagnosis with prediction. In *2025 International Conference on Advances in Modern Age Technologies for Health and Engineering Science (AMATHE)* (pp. 1-6). IEEE.
34. Rao, M. V., Sreeraman, Y., Mantena, S. V., Gundu, V., Roja, D., & Vatambeti, R. (2024). Brinjal Crop yield prediction using Shuffled shepherd optimization algorithm based ACNN-OBDLSTM model in Smart Agriculture. *Journal*

- of Integrated Science and Technology, 12(1), 710-710.
35. Haritha, K., Geethika, N. S., Venkateswarlu, K., Kumar, R. H., & Ramakrishna, Y. Enhancing Public Safety with AI & ML-Based CCTV Surveillance.
 36. Haritha, K., Prakash, P. B., Pravallika, D., Venkatesh, K., & Venkatesh, G. Enhancing Object Detection in Autonomous Vehicles Under Low-Light Conditions Using Federated Learning and YOLOv5.
 37. Ram, C. S., Vellela, S. S., Sravanthi Javvadi, D. V., Rashid, S. Z., & Madhumathi, S. M. (2025). Integrated Robotic-Imaging Platforms in Endovascular Surgery: Current Capabilities and Future Directions. *Vascular and Endovascular Review*, 8(16s), 285-298.
 38. Roja, D., Navya, G., Srujana, B. S., Mamatha, P., & Sai, C. Y. K. Deep Learning for Hotel Reviews: A Framework for Sentiment Classification and Fake Review Detection.
 39. Pakalapati, S., Rani, C. J., Vellela, S. S., Thanuja, N., & Bindu, M. N. H. (2025, November). Progressive GAN-based Framework for Realistic Image Generation and Style Transfer. In 2025 5th International Conference on Evolutionary Computing and Mobile Sustainable Networks (ICECMSN) (pp. 474-479). IEEE.
 40. Balamanigandan, R., Vellela, S. S., Gorintla, S., Vuyyuru, L. R., Thanuja, N., & Rao, T. S. (2025, September). Quantum-Enhanced Data Security for Electronic Health Records: A Framework for Post-Quantum Cryptography in Healthcare Systems. In 2025 6th International Conference on Smart Electronics and Communication (ICOSEC) (pp. 1924-1929). IEEE.
 41. Roja, D., Amulya, P., Nagasai, M., Prasad, D. D., & Babu, A. V. Machine Learning-Based Early Diagnosis of Fish Diseases via Water Quality Data.
 42. Sai, M. B., & Vellela, S. S. (2025, December). Hybrid ML Driven Multi-Cloud Service Work Load Prediction For Financial Systems. In 2025 1st International Conference on Advancement in Futuristic Technologies (ICAFIT) (pp. 1-6). IEEE.
 43. Kareemunnisa, D., Haritha, K., Ranjani, B. S., Venkateswarlu, K., & Bindu, M. N. H. DUAL-STAGE PRIVACY PROTECTION FOR GRAPH NEURAL NETWORKS AGAINST INFERENCE ATTACKS.
 44. Mandava, R., Haritha, K., Vellela, S. S., Purimetla, N. R., Mohan, B. K., & Harinadh, T. (2025, June). Analysing User Perceptions of Trust in Financial Systems Using Explainable AI. In 2025 Second International Conference on Networks and Soft Computing (ICNSoC) (pp. 26-30). IEEE.