

Design of a Digitally Controlled Inductor-Less Voltage Multiplier for Non-Thermal Food Processing

Kei Eguchi, *Member, IACSIT*, Shinya Terada, and Ichirou Oota

Abstract—For non-thermal food processing systems utilizing an underwater shockwave, a digitally controlled voltage multiplier is proposed in this paper. The proposed voltage multiplier based on Cockcroft-Walton voltage multiplier (CWVM) has a bipolar structure. Unlike the conventional CWVM, the output voltage of the proposed multiplier is expressed by sum of the output voltage of positive and negative voltage multiplier blocks. Therefore, the number of stages of the proposed multiplier is about a half of that of the conventional CWVM. Furthermore, by utilizing high-low side drivers and a microcontroller, the diode switch of the proposed multiplier is driven by high-speed rectangular pulses. For these reasons, the proposed multiplier can achieve not only high voltage efficiency but also high speed operation. The validity of the circuit design is confirmed by theoretical analysis, simulation program with integrated circuit emphasis (SPICE) simulations, and experiments. The simulation results show that the settling time of the proposed voltage multiplier is less than 1/400 of that of the conventional CWVM. Furthermore, the experimental results show that the proposed voltage multiplier can improve voltage efficiency more than 21% from the conventional CWVM when the input voltage is 10V@60Hz and the output capacitor is 10 μ F.

Index Terms—Cockcroft-Walton multipliers, high speed multipliers, non-thermal food processing, voltage multipliers.

I. INTRODUCTION

Recently, a non-thermal food processing technology [1] has been widely studied to provide nutritious and fresh foods to consumers. The feature of the non-thermal food processing is that the destruction of nutrients and aroma by an increase of temperature is not caused with an increase in temperature. For this reason, several types of non-thermal food processing techniques have been proposed in past studies [1]: High Hydrostatic Pressure (HHP), Pulsed Electric Fields (PEF), High Voltage Arc Discharge (HVAD), Cold Plasma (CP), and so on [1]. Among others, we focused on the non-thermal technology utilizing an underwater shockwave [2]–[5] in this research. In the non-thermal food processing utilizing an underwater shockwave, the cell wall and organization of foods are destroyed by the high-speed destruction phenomenon that is called spalling destruction [2]–[5]. To

achieve the spalling destruction, electrical energy stored in a capacitor is discharged and transferred into shockwave energy in a pressure vessel [3], [4]. For this reason, a high voltage multiplier to generate shockwave is one of the most important components in the non-thermal food processing utilizing an underwater shockwave.

In past studies, various types of high voltage multiplier have been proposed [6]–[11]. Among others, one of the most famous high voltage multipliers is the Cockcroft-Walton voltage multiplier (CWVM) [6]. Under no load condition, an N -stage ($N=1, 2, \dots$) CWVM can provide a DC voltage with the value of $2N$ times of the magnitude of the AC input source. The feature of the CWVM is that the CWVM can eliminate the requirement for the heavy core compared with a high voltage transformer with high turn ratio. For this reason, the CWVM has been continuously improved by many researchers. For example, Wang et al exhibited a cascade CWVM and its model of parasitic capacitances. However, it requires a transformer with center-tapped secondary to perform its push-pull kind of operation. To solve this problem, Iqbal proposed a symmetrical CWVM using a cascade rectifier circuit [8]. By cascading a diode-bridge rectifier, the CWVM in [8] requires only one secondary winding of the transformer. However, due to the electrical impedance of capacitors in lower stages, the output voltage of the voltage multipliers in [7] and [8] begins to sag according to the increase of the number of stages. Therefore, the voltage efficiency is lowered in the case of high conversion ratios. To generate a high voltage by the CWVM with a small number of stages, Young et al proposed a boost type voltage multiplier based on the CWVM [9], [10]. By combining a boost converter and a CWVM, the voltage multipliers in [9] and [10] generate a high voltage with a small number of stages. However, the voltage multipliers in [9] and [10] require a large inductor. Furthermore, the speed of these conventional CWVMs is slow, because the diode switch is controlled by a sinusoidal waveform supplied by a commercial power source. In the non-thermal food processing utilizing an underwater shockwave, it is necessary to generate a large shockwave many times to crush hard food. For this reason, the voltage multiplier which exhibits high response speed is required. Of course, high speed operation can be achieved by driving the CWVM from a combination of an inverter and a high voltage transformer. However, it becomes heavy owing to the high voltage transformer.

In this paper, a digitally controlled voltage multiplier is proposed for non-thermal food processing systems utilizing an underwater shockwave. The proposed voltage multiplier based on the CWVM can be designed without magnetic components. Unlike the conventional CWVMs generating a

Manuscript received February 3, 2014; revised April 20, 2014.

K. Eguchi is with the Department of Information Electronics, Fukuoka Institute of Technology, 3-30-1 Wajiro-Higashi, Higashi-Ku, Fukuoka, 811-0295, Japan (e-mail: eguti@fit.ac.jp).

S. Terada is with the Department of Control and Information Systems Engineering, Kumamoto National College of Technology, 2659-2, Suya, Koushi, Kumamoto, Japan (e-mail: terada@knct.ac.jp).

I. Oota is with the Department of Information, Communication and Electronic Engineering, Kumamoto National College of Technology, 2659-2, Suya, Koushi, Kumamoto, Japan (e-mail: oota-i@knct.ac.jp).

positive output voltage [6]-[10], the proposed voltage multiplier is formed by combining positive and negative voltage multiplier blocks. Namely, the proposed voltage multiplier has a bipolar structure. Of course, Patel et al. proposed a negative CWVM [11] in past studies. However, the voltage multiplier in [11] also has the problem in circuit speed and voltage efficiency. In the proposed voltage multiplier, the output voltage is expressed by sum of the output voltage of $2N+1$ ($N=1, 2, \dots$) times positive multiplier and $-2N$ times negative multiplier. Owing to the bipolar structure, the number of stages of the proposed voltage multiplier is about a half of that of the conventional CWVM. Therefore, the proposed voltage multiplier can alleviate the sag of the output voltage. Furthermore, by utilizing high-low side drivers and a microcontroller, the diode switch of the proposed voltage multiplier is driven by high-speed rectangular pulses. Therefore, the proposed voltage multiplier can achieve high speed operation. To confirm the validity of the proposed voltage multiplier, theoretical analysis, simulation program with integrated circuit emphasis (SPICE) simulations and experiments are performed.

II. SYSTEM ARCHITECTURE

Fig. 1 shows the system architecture of the non-thermal food processing systems utilizing an underwater shockwave. The operation of Fig. 1 is as follows: First, a high voltage is generated by a high voltage multiplier, where the target output voltage of our system is about 3.5kV. Next, electrical energy stored in a capacitor of the high voltage multiplier is discharged and transferred into shockwave energy in the pressure vessel. Then a shockwave propagates in water to crush foods. Finally, the target food is destroyed by spalling destruction.

In past studies, the design of the pressure vessel was discussed in [3] and [4]. Furthermore, the characteristic of the underwater shockwave was reported in [2]. For this reason, we discuss the design of the high voltage multiplier to generate an underwater shockwave in this paper.




Fig. 1. System architecture of the non-thermal food processing system utilizing an underwater shockwave.

III. CIRCUIT STRUCTURE

A. Conventional Multiplier

Fig. 2 shows the conventional Cockcroft-Walton voltage

multiplier [6] with N stages ($N=1, 2, \dots$). By switching diodes, the conventional voltage multiplier generates the following output voltage:

$$V_{out} \cong 2N(V_{in} - V_{th}). \quad (1)$$

In (1), V_{in} is the maximum value of an AC input voltage and V_{th} is the threshold voltage of the diode switch. As Fig. 2 shows, the conventional voltage multiplier can realize the simple circuit constitution. However, the speed of the conventional multiplier is slow, because the diode switch is controlled by a sinusoidal waveform supplied by a commercial power source. Concretely, the voltage V_{in} in Japan is 100V and the frequency of electric current is 50 Hz in Eastern Japan and 60 Hz in Western Japan.




Fig. 2. Conventional voltage multiplier.

B. Proposed Multiplier

Fig. 3 shows the block diagram of the proposed voltage multiplier. The proposed voltage multiplier consists of a full waveform rectifier, a clock pulse generator, and a bipolar voltage multiplier. The operation of Fig. 3 is as follows: First, the AC signal V_{AC} is full-wave rectified by a full-wave rectifier. Then, the non-overlapped two-phase clock pulses Φ_1 and Φ_2 are generated by using the full-wave rectified voltage V_{cc} . Finally, the input V_{cc} is stepped up by the bipolar voltage multiplier.

Fig. 4 shows the proposed bipolar voltage multiplier. The proposed voltage multiplier consists of two voltage multiplier blocks: a positive voltage multiplier and a negative voltage multiplier. The proposed voltage multiplier generates the following stepped-up voltage:

$$V_{out} = V_{po} - V_{mo}, \quad (2)$$

$$\cong (4N + 1)V_{in} - 2(2N + 1)V_{th},$$

where

$$V_{po} \cong (2N + 1)V_{cc} - (2N + 1)V_{th}$$

and

$$V_{mo} \cong -2NV_{cc} + (2N + 1)V_{th}.$$

As (2) shows, the output voltage V_{out} across the output capacitor is expressed by sum of the output voltage of positive voltage multiplier (V_{po}) and negative voltage multiplier (V_{mo}). Therefore, the number of stages of the proposed multiplier is about a half of that of the conventional voltage multiplier. Concretely, in the proposed voltage multiplier, the parameter N is set to seven to generate an output voltage more than 3.5kV. On the other hand, the parameter N is set to fourteen in the conventional voltage multiplier. Therefore, the proposed voltage multiplier can alleviate the sag of the output voltage. In other word, the

proposed voltage multiplier can achieve high voltage efficiency. Moreover, by utilizing high-low side drivers and a microcontroller, high-speed clock pulses Φ_1 and Φ_2 are generated to drive diode switches. Therefore, the proposed multiplier can achieve high speed operation without magnetic components.




Fig. 3. Block diagram of the proposed voltage multiplier.




Fig. 4. Proposed bipolar voltage multiplier using a digital controller.

IV. THEORETICAL ANALYSIS

In this section, the property of the proposed voltage multiplier is analyzed theoretically. In the theoretical analysis, we assume that 1) Parasitic elements are negligibly small and 2) Time constant is much larger than the period of clock pulses.

Fig. 5 shows the instantaneous equivalent circuits of the proposed voltage multiplier, where 1) Transistor switch is modeled by an ideal switch with the on-resistance R_{on} and 2) Diode switch is modeled by a voltage source V_{th} and an ideal switch with the on-resistance R_d . In the steady state, the differential value of electric charges in C_{pk} and C_{mk} satisfies the following equations:

$$\Delta q_{T_1}^{pk} + \Delta q_{T_2}^{pk} = 0 \quad (3)$$

and

$$\Delta q_{T_1}^{mk} + \Delta q_{T_2}^{mk} = 0,$$

where $\Delta q_{T_i}^{mk}$ and $\Delta q_{T_i}^{pk}$ ($i=1, 2$) and ($k=1, 2, \dots, 2N$) denote the electric charges of the k -th capacitor in the case of State- T_i . The interval of State- T_i satisfies the following conditions:

$$T = T_1 + T_2, \quad T_1 = DT, \quad \text{and} \quad T_2 = (1-D)T, \quad (4)$$

where T is the period of clock pulses, T_i ($i=1, 2$) is the pulse width of Φ_i , and D denotes the duty factor. In State- T_1 , the differential values of electric charges in V_{in} , V_{po} , and V_{mo} , $\Delta q_{T_1, Vin}$, $\Delta q_{T_1, Vpo}$, and $\Delta q_{T_1, Vmo}$, are expressed by

$$\Delta q_{T_1, Vin} = \Delta q_{T_1}^{p1} - \Delta q_{T_1}^{p2} - \Delta q_{T_1}^{pN+1} + \Delta q_{T_1}^{m1}, \quad (5)$$

$$\Delta q_{T_1, Vpo} = \Delta q_{T_1}^{p2N} + \Delta q_{T_1}^{po},$$

and

$$\Delta q_{T_1, Vmo} = -\Delta q_{T_1}^{m2N} - \Delta q_{T_1}^{mo}.$$





Fig. 5. Instantaneous equivalent circuits of the proposed bipolar voltage multiplier. (a) State- T_1 , (b) State- T_2 .

On the other hand, in State- T_2 , the differential values of electric charges in V_{in} , V_{po} , and V_{mo} , $\Delta q_{T_2, Vin}$, $\Delta q_{T_2, Vpo}$, and $\Delta q_{T_2, Vmo}$, are expressed by

$$\Delta q_{T_2, Vin} = -\Delta q_{T_2}^{p1} + \Delta q_{T_2}^{mN+1}, \quad (6)$$

$$\Delta q_{T_2, Vpo} = \Delta q_{T_2}^{po},$$

and

$$\Delta q_{T_2, Vmo} = -\Delta q_{T_2}^{mo}.$$

Using (5) and (6), the average input current and the average output current can be expressed as

$$\overline{I_{in}} = \frac{\Delta q_{V_{in}}}{T} = \frac{\Delta q_{T_1, Vin} + \Delta q_{T_2, Vin}}{T}, \quad (7)$$

$$\overline{I_{po}} = \frac{\Delta q_{V_{po}}}{T} = \frac{\Delta q_{T_1, Vpo} + \Delta q_{T_2, Vpo}}{T},$$

and

$$\overline{I_{mo}} = \frac{\Delta q_{V_{mo}}}{T} = \frac{\Delta q_{T_1, Vmo} + \Delta q_{T_2, Vmo}}{T},$$

where

$$\Delta q_{V_o} = \Delta q_{V_{po}} = -\Delta q_{V_{mo}}. \quad (8)$$

In (7), Δq_{vin} , Δq_{vpo} , and Δq_{vmo} are electric charges in V_{in} , V_{po} , and V_{mo} , respectively. Substituting (3)-(6) into (7), we have the relation between the average input current and the average output currents as follows:

$$\overline{I_{in}} = -(2N+1)\overline{I_{po}} + (2N)\overline{I_{mo}}, \quad (9)$$

where

$$\Delta q_{V_{po}} = -\left(\frac{1}{N}\right)\Delta q_{T_1}^{p1}$$

and

$$\Delta q_{V_{mo}} = \left(\frac{1}{N}\right)\Delta q_{T_1}^{m1}. \quad (10)$$

Next, let us consider the consumed energy in one period. Using (3)-(10), the consumed energy W_T can be expressed as

$$\begin{aligned} W_T &= W_{T_1} + W_{T_2}, \quad (11) \\ &= 2(N+1)\frac{(\Delta q_{V_o})^2}{DT}R_d + 2(2N+1)^2\frac{(\Delta q_{V_o})^2}{DT}R_{on} \\ &\quad + 2N\frac{(\Delta q_{V_o})^2}{(1-D)T}R_d + 8N^2\frac{(\Delta q_{V_o})^2}{(1-D)T}R_{on} \end{aligned}$$

where

$$\begin{aligned} W_{T_1} &= \frac{(\Delta q_{T_1}^{p1} - \Delta q_{T_1}^{p2})^2}{T_1}R_d + \dots + \frac{(\Delta q_{T_1}^{pN-1} - \Delta q_{T_1}^{pN})^2}{T_1}R_d \\ &\quad + \frac{(\Delta q_{T_1}^{pN})^2}{T_1}R_d + \frac{(\Delta q_{T_1}^{p2N})^2}{T_1}R_d \\ &\quad + \frac{(\Delta q_{T_1}^{pN+1} + \Delta q_{T_1}^{p2} - \Delta q_{T_1}^{p1} - \Delta q_{T_1}^{m1})^2}{T_1}R_{on} \\ &\quad + \frac{(\Delta q_{T_1}^{m1} - \Delta q_{T_1}^{m2})^2}{T_1}R_d + \dots + \frac{(\Delta q_{T_1}^{mN-1} - \Delta q_{T_1}^{mN})^2}{T_1}R_d \\ &\quad + \frac{(\Delta q_{T_1}^{mN})^2}{T_1}R_d + \frac{(\Delta q_{T_1}^{m2N})^2}{T_1}R_d \\ &\quad + \frac{(\Delta q_{T_1}^{mN+1} + \Delta q_{T_1}^{m2} - \Delta q_{T_1}^{m1} - \Delta q_{T_1}^{p1})^2}{T_1}R_{on} \end{aligned}$$

and

$$\begin{aligned} W_{T_2} &= \frac{(\Delta q_{T_2}^{p1} - \Delta q_{T_2}^{p2})^2}{T_2}R_d + \dots + \frac{(\Delta q_{T_2}^{pN-1} - \Delta q_{T_2}^{pN})^2}{T_2}R_d \\ &\quad + \frac{(\Delta q_{T_2}^{pN})^2}{T_2}R_d + \dots + \frac{(\Delta q_{T_2}^{p2N})^2}{T_2}R_d \\ &\quad + \frac{(\Delta q_{T_2}^{pN+1} + \Delta q_{T_2}^{p2} - \Delta q_{T_2}^{p1} - \Delta q_{T_2}^{m1})^2}{T_2}R_{on} \\ &\quad + \frac{(\Delta q_{T_2}^{m1} - \Delta q_{T_2}^{m2})^2}{T_2}R_d + \dots + \frac{(\Delta q_{T_2}^{mN-1} - \Delta q_{T_2}^{mN})^2}{T_2}R_d \\ &\quad + \frac{(\Delta q_{T_2}^{mN})^2}{T_2}R_d + \dots + \frac{(\Delta q_{T_2}^{m2N})^2}{T_2}R_d \\ &\quad + \frac{(\Delta q_{T_2}^{mN+1} + \Delta q_{T_2}^{m2} - \Delta q_{T_2}^{m1} - \Delta q_{T_2}^{p1})^2}{T_2}R_{on} \end{aligned}$$




Fig. 6. General equivalent circuit of capacitor-based converters.

Here, it is known that a general equivalent circuit of capacitor-based converters can be expressed by the circuit shown in Fig. 6 [12], [13], where R_{SC} is called the SC resistance and M is the ratio of an ideal transformer. In the general equivalent circuit of capacitor-based converters, the consumed energy can be defined as

$$W_T := \left(\frac{\Delta q_{V_o}}{T}\right)^2 \cdot R_{SC} \cdot T. \quad (12)$$

Substituting (11) into (12), the SC resistance of the bipolar voltage multiplier can be obtained as

$$\begin{aligned} R_{SC} &= \frac{\{2(N+1)(1-D) + 2ND\}}{D(1-D)}R_d \\ &\quad + \frac{\{2(2N+1)^2(1-D) + 8N^2D\}}{D(1-D)}R_{on}. \quad (13) \end{aligned}$$

In (13), the SC resistance R_{SC} becomes a minimum value when

$$\frac{dR_{SC}}{dD} = 0 \quad \text{and} \quad 0 < D < 1. \quad (14)$$

From (13) and (14), the optimal duty factor to achieve the minimum R_{SC} is obtained as

$$D = \alpha - \sqrt{\alpha(\alpha-1)}, \quad (15)$$

where

$$\alpha = \frac{(N+1)R_d + (2N+1)^2R_{on}}{R_d + (4N+1)R_{on}}. \quad (16)$$

By combining (9) and (13), we have the equivalent circuit of the proposed bipolar voltage multiplier as follows:

$$\begin{aligned} &\left[\overline{V_{in}} - \frac{2(2N+1)}{4N+1}V_{th} \right] \\ &= \begin{bmatrix} \frac{1}{4N+1} & 0 \\ 0 & 4N+1 \end{bmatrix} \begin{bmatrix} 1 & R_{SC} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} \overline{V_{out}} \\ -\overline{I_{out}} \end{bmatrix}, \quad (17) \end{aligned}$$

Because the equivalent circuit can be expressed by a Kettenmatrix (see Fig. 6). Using (13) and (17), the equivalent circuit of the bipolar voltage multiplier can be expressed by Fig. 7. When the output load is the resistive load R_L , the power efficiency η and the output voltage V_{out} are obtained as

$$\eta = \frac{R_L}{R_L + R_{SC}} \left\{ \frac{(4N+1)\bar{V}_{in} - 2(2N+1)V_{th}}{(4N+1)\bar{V}_{in}} \right\} \quad (18)$$

and

$$\bar{V}_{out} = \frac{R_L}{R_L + R_{SC}} \left\{ (4N+1)\bar{V}_{in} - 2(2N+1)V_{th} \right\} \quad (19)$$

In the same way, the property of the conventional CWVM can be analyzed theoretically. The theoretical analysis concerning the conventional CWVM will be described in Appendix.




Fig. 7. Equivalent circuit of the proposed bipolar voltage multiplier.





Fig. 8. Instantaneous equivalent circuits of the voltage multiplier. (a) Proposed voltage multiplier, (b) Conventional voltage multiplier.

V. SIMULATION

To clarify circuit characteristics, SPICE simulations are performed concerning the proposed voltage multiplier with seven stages ($N=7$) and the conventional CWVM with fourteen stages ($N=14$). The conditions for the SPICE

simulation are as follows: $V_{AC} = 100V@60Hz$, $T = 100\mu s$, and $C_{out} = 10\mu F$.

Fig. 8 (a) shows the simulated output of the proposed voltage multiplier and Fig. 8 (b) shows the simulated output of the conventional CWVM shown in Fig. 2. As Fig. 8 (a) shows, the proposed voltage multiplier can generate more than 3.5kV at high speed. Concretely, the settling time of the proposed voltage multiplier is less than 600ms when the capacitors C_{pi} and C_{mi} ($i=1, 2, \dots, 14$) are $10\mu F$.

On the other hand, the settling time of the conventional CWVM is about 240 seconds when the capacitors C_j ($j=1, 2, \dots, 28$) are $10\mu F$. In other words, the settling time of the proposed voltage multiplier is less than 1/400 of that of the conventional multiplier. As these results show, the proposed voltage multiplier can achieve high speed operation.

VI. EXPERIMENT

To confirm the validity of the circuit topology, experimental circuit was built with commercially available components on a breadboard. Fig. 9 shows the laboratory prototype of the proposed voltage multiplier. In the experiment, the proposed voltage multiplier with seven stages ($N=7$) was assembled with diode switch 1N4007, high-low side driver IR2110PBF, MOSFET 2SK2382, electrolytic capacitor $10\mu F$, bridge diode S1NB60, and microcontroller ATMEGA88- 20PU.




Fig. 9. Experimental circuit of the proposed voltage multiplier.




Fig. 10. Measured output voltage of the proposed voltage multiplier.

Fig. 10 shows the measured output voltage of the proposed voltage multiplier and Fig. 11 shows the measured output voltage of the conventional CWVM. In Fig. 10 and Fig. 11, the experiments were performed under conditions that the input voltage V_{AC} is $10V@60Hz$ and clock frequency of Φ_1 and Φ_2 is 10kHz, because we do not have a high voltage

probe. In Fig. 10, the measured output voltage of the proposed voltage multiplier is 404V (= 207+197 V). The voltage efficiency of the proposed voltage multiplier is 98.8%, because the ideal output voltage is 409V (= 29 × 14.1 V). The validity of the circuit topology can be confirmed by Fig. 10. On the other hand, the measured output voltage of the conventional CWVM is 307V. The voltage efficiency of the conventional CWVM is 77.7%, because the ideal output voltage is 395V (= 28 × 14.1 V). As Fig. 10 and Fig. 11 show, the proposed voltage multiplier can improve voltage efficiency more than 21% from the conventional CWVM.




Fig. 11. Measured output voltage of the conventional CWVM.




Fig. 12. Instantaneous equivalent circuits of the conventional CWVM.
(a) State- T_1 , (b) State- T_2 .




Fig. 13. Equivalent circuit of the conventional CWVM.

VII. CONCLUSION

For non-thermal food processing systems utilizing an underwater shockwave, a high-speed bipolar voltage multiplier has been proposed in this paper. The validity of circuit design was confirmed by theoretical analysis, SPICE simulations, and experiments.

The result of SPICE simulations showed that the proposed voltage multiplier can achieve higher speed operation than the conventional CWVM. Concretely, the settling time of the proposed voltage multiplier with seven stages is less than

600ms when the capacitor values are 10μF. On the other hand, the settling time of the conventional CWVM with fourteen stages is about 240 seconds when the capacitor values are 10μF. Namely, the settling time of the proposed voltage multiplier is less than 1/400 of that of the conventional multiplier.

Furthermore, the results of the laboratory experiment showed that the proposed voltage multiplier can realize higher voltage efficiency than the conventional CWVM. Concretely, the voltage efficiency of the proposed voltage multiplier is 98.8%. On the other hand, the voltage efficiency of the conventional CWVM is 77.7%. Namely, the proposed voltage multiplier can improve voltage efficiency more than 21% from the conventional CWVM.

The proposed voltage multiplier will enable high-speed operation of the non-thermal food processing system utilizing an underwater shockwave. The experimental evaluation of the non-thermal food processing system using the proposed voltage multiplier is left to a future study.

APPENDIX

In this section, the property of the conventional CWVM of Fig. 2 is analyzed theoretically. To simplify the theoretical analysis, we assume that the AC input voltage is a rectangular pulse whose amplitude is V_{in} .

Fig. 12 shows the instantaneous equivalent circuits of the conventional CWVM, where the diode switch is modeled by a voltage source V_{th} and an ideal switch with the on-resistance R_d .

$$\Delta q_{T_1}^k + \Delta q_{T_2}^k = 0 \quad (20)$$

where $\Delta q_{T_i}^k$ ($i=1, 2$ and $k=1, 2, \dots, 2N$) denotes the electric charge of the k -th capacitor in the case of State- T_i . The interval of State- T_i satisfies the condition of (4). In State- T_1 , the differential values of electric charges in V_{in} and V_{out} , $\Delta q_{T_1, V_{in}}$ and $\Delta q_{T_1, V_{out}}$, are expressed by

$$\Delta q_{T_1, V_{in}} = -\Delta q_{T_1}^1 \quad (21)$$

$$\text{and} \quad \Delta q_{T_1, V_{out}} = \Delta q_{T_1}^{2N} + \Delta q_{T_1}^{out}$$

On the other hand, in State- T_2 , the differential values of electric charges in V_{in} and V_{out} , $\Delta q_{T_2, V_{in}}$ and $\Delta q_{T_2, V_{out}}$, are expressed by

$$\Delta q_{T_2, V_{in}} = -\Delta q_{T_2}^1 \quad (22)$$

$$\text{and} \quad \Delta q_{T_2, V_{out}} = \Delta q_{T_2}^N + \Delta q_{T_2}^{2N} + \Delta q_{T_2}^{out}.$$

using (21) and (22), the average input current and the average output current can be expressed as

$$\overline{I_{in}} = \frac{\Delta q_{V_{in}}}{T} = \frac{-\Delta q_{T_1, V_{in}} + \Delta q_{T_2, V_{in}}}{T}, \quad (23)$$

$$\text{and} \quad \overline{I_{out}} = \frac{\Delta q_{V_{out}}}{T} = \frac{\Delta q_{T_1, V_{out}} + \Delta q_{T_2, V_{out}}}{T}.$$

In (23), Δq_{vin} and Δq_{vout} are electric charges in V_{in} and V_{out} , respectively. Substituting (20)-(22) into (23), we have the relation between the average input current and the average output current as follows:

$$\overline{I_{in}} = -(2N)\overline{I_{out}}, \quad (24)$$

where

$$\Delta q_{vout} = -\left(\frac{1}{N}\right)\Delta q_{T_1}^1. \quad (25)$$

Next, let us consider the consumed energy in one period. Using (20)-(25), the consumed energy W_T can be expressed as

$$W_T = W_{T_1} + W_{T_2} \quad (26)$$

$$= N \frac{(\Delta q_{vout})^2}{DT} R_d + N \frac{(\Delta q_{vout})^2}{(1-D)T} R_d,$$

where

$$W_{T_1} = \frac{(\Delta q_{T_1}^1 - \Delta q_{T_1}^2)^2}{T_1} R_d + \dots + \frac{(\Delta q_{T_1}^{N-1} - \Delta q_{T_1}^N)^2}{T_1} R_d + \frac{(\Delta q_{T_1}^N)^2}{T_1} R_d$$

and

$$W_{T_2} = \frac{(\Delta q_{T_2}^1 - \Delta q_{T_2}^2)^2}{T_2} R_d + \dots + \frac{(\Delta q_{T_2}^{N-1} - \Delta q_{T_2}^N)^2}{T_2} R_d + \frac{(\Delta q_{T_2}^N)^2}{T_2} R_d$$

From Fig. 6, the consumed energy of a general capacitor-based converter can be expressed as

$$W_T := \left(\frac{\Delta q_{V_o}}{T}\right)^2 \cdot R_{SC} \cdot T. \quad (27)$$

Therefore, by substituting (26) into (27), the SC resistance of the conventional CWVM can be obtained as

$$R_{SC} = \frac{N}{D(1-D)} R_d. \quad (28)$$

From (14) and (28), the optimal duty factor to achieve the minimum R_{SC} is obtained by $D=0.5$. By combining (24) and (28), we have the equivalent circuit as follows:

$$\begin{bmatrix} \overline{V_{in}} - V_{th} \\ \overline{I_{in}} \end{bmatrix} = \begin{bmatrix} \frac{1}{2N} & 0 \\ 0 & 2N \end{bmatrix} \begin{bmatrix} 1 & R_{SC} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} \overline{V_{out}} \\ -\overline{I_{out}} \end{bmatrix}. \quad (29)$$

Using (28) and (29), the equivalent circuit can be expressed by Fig. 13. When the output load is the resistive load R_L , the power efficiency η and the output voltage V_{out} are obtained as

$$\eta = \frac{R_L}{R_L + R_{SC}} \left\{ \frac{2N(\overline{V_{in}} - V_{th})}{2N\overline{V_{in}}} \right\} \quad (30)$$


and

$$\overline{V_{out}} = \frac{R_L}{R_L + R_{SC}} \left\{ 2N(\overline{V_{in}} - V_{th}) \right\} \quad (31)$$

As (13), (18), (19), (28), (30), and (31) show, the power efficiency η and the output voltage V_{out} decrease according to the increase of the parameter N . However, the proposed voltage multiplier can alleviate the decrease of η and V_{out} , because the number of stages of the proposed multiplier is about a half of that of the conventional CWVM.

REFERENCES

- [1] M. Stoica, L. Mihalcea, D. Bprda, and P. Alexe, "Non-thermal novel food processing technologies. An overview," *Journal of Agrolimentary Processes and Technologies*, vol. 19, issue 2, pp. 212-217, May 2013.
- [2] C. H. Zhang, T. Namihiro, T. Kiyan, K. Nakashima, S. Katsuki, H. Akiyama, H. Ito, and Y. Imaizumi, "Investigation of shockwave produced by large volume pulsed discharge under water," in *Proc. 2005 IEEE Pulsed Power Conf.*, Monterey, 2005, pp. 1377-1380.
- [3] Y. Miyafuji, K. Shimojima, S. Tanaka, K. Naha, T. Aka, H. Maehara, and S. Itoh, "Development of the pressure vessel for manufacturing the rice-powder using the underwater shock wave," in *Proc. ASME 2011 Pressure Vessels and Piping Conf.*, Baltimore, 2011, pp. 53-56.
- [4] K. Naha, K. Shimojima, Y. Miyafuji, and S. Itoh, "Design and development of pressure vessel for improvement of manufacturing rice-powder efficiency using underwater shock wave," in *Proc. ASME 2012 Pressure Vessels and Piping Conf.*, Toronto, 2012, pp. 15-19.
- [5] S. Shinzato, Y. Higa, T. Tamaki, H. Iyama, and S. Itoh, "Computational simulation of underwater shock wave propagation using smoothed particle hydrodynamics," *Materials Science Forum*, vol. 767, pp. 86-91, May 2014.
- [6] A. Lamantia, P. Maranesi, and L. Radrizzani, "The dynamics of the Cockcroft-Walton voltage multiplier," in *Proc. IEEE Power Electronics Specialists Conf.*, Milano, 1990, pp. 485-490.
- [7] J. Wang and P. Luerkens, "Complete model of parasitic capacitances in a cascade voltage multiplier in the high voltage generator," in *Proc. IEEE ECCE Asia Downunder*, Delft, 2013, pp. 18-24.
- [8] S. Iqbal, "A hybrid symmetrical voltage multiplier," *IEEE Trans. Power Electronics*, vol. 29, no.1, pp. 18-24, Jan. 2013.
- [9] C. H. Young and M. H. Chen, "A novel single-phase ac to high voltage dc converter based on Cockcroft-Walton cascade rectifier," in *Proc. PEDS 2009*, Taipei, 2009, pp. 822-826.
- [10] C. H. Young, C. C. Ko, M. H. Chen, and C. C. Wu, "A Cockcroft-Walton voltage multiplier with PFC using ZC-ZVT auxiliary circuit," in *Proc. IECON 2011*, Melbourne, 2011, pp. 1001-1005.
- [11] P. S. Patel and D. B. Dave, "Design, analysis & implementation of negative high voltage DC power supply using voltage multiplier circuits," *International Journal of Engineering Trends and Technology*, vol. 4, issue 4, pp. 702-706, Apr. 2013.
- [12] K. Eguchi, K. Fujimoto, and H. Sasaki, "A hybrid input charge-pump using micropower thermoelectric generators," *IEEE Trans. Electrical and Electronic Engineering*, vol. 7, no.4, pp. 415-422, May 2012.
- [13] K. Eguchi, P. Julsereewong, A. Julsereewong, K. Fujimoto, and H. Sasaki, "A Dickson-type adder/subtractor DC-DC converter realizing step-up/step-down conversion," *Int. J. of Innovative Computing, Information and Control*, vol. 9, no.1, pp. 123-138, Jan. 2013.



Kei Eguchi was born in Saga, Japan in 1972. He received the B.Eng., the M.Eng., and the D.Eng. degree from Kumamoto University, Kumamoto, Japan in 1994, 1996, and 1999, respectively. His research interests include nonlinear dynamical systems, intelligent circuits and systems, and low-voltage analog integrated circuits.

From 1999 to 2006, he was an associate professor and a Lecturer in Kumamoto National College of Technology. From 2006 to 2012, he was an associate professor in Shizuoka

University. In 2012, he joined the Faculty of Fukuoka Institute of Technology, where he is now a professor.

Prof. Dr. Eguchi received ICEEN2014 Excellent Paper Award, JTL-AEME2013 Best Paper Award, ICTEEP2013 Best Session Paper Award, 2010 Takayanagi Research Encourage Award, 2010 Paper Award of Japan Society of Technology Education, ICICIC2009 Best Paper Award, and ICINIS2009 Outstanding Contribution Award. He is a senior member of IEEE and a member of IEICE, INASS, and JSTE.



Shinya Terada was born in Yamaguchi, Japan in 1979. He received the B.Eng., the M.Eng., and the D.Eng. degrees from Sojo University, Kumamoto, Japan in 2002, 2005, and 2007, respectively. His research interests switched-capacitor power supply.

From 2007, he has been with Kumamoto National College of Technology, where he is now an associate professor. Dr. Terada received Student Paper Award in IEEE MWSCAS 2004. He is a member of IEICE and

IEEE.



Ichirou Oota was born in Miyazaki, Japan in 1955. He received the B.Eng., the M.Eng., and the D.Eng. degrees from Kumamoto University, Kumamoto, Japan in 1979, 1981, and 1991, respectively. His research interests include switched capacitor circuits, switching converters, and computer simulation for switching circuits.

From 1981, he has been with Kumamoto National College of Technology, where he is now a professor. From 1994 to 1995, he was an overseas researcher in University of California, Berkeley. Prof. Dr. Oota is a member of IEICE and IEEE.