(1)
Design of a Modified Gabor Filter With Vedic Multipliers Using Verilog HDL. IJIEE 2015, 5 (5), 361-365.