1.
Design of a Modified Gabor Filter with Vedic Multipliers Using Verilog HDL. IJIEE. 2015;5(5):361-365. Accessed June 21, 2026. https://ijiee.org/index.php/ijiee/article/view/444