1.
An Optimized RISC Core Architecture Employing Vedic Mathematics for Low-Power Applications. IJIEE. 2026;16(2):496-503. doi:10.48047/73t9w642