“High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder” (2026) International Journal of Information and Electronics Engineering, 16(2), pp. 162–168. doi:10.48047/yxvfap86.