“Design of a Modified Gabor Filter with Vedic Multipliers Using Verilog HDL”, IJIEE, vol. 5, no. 5, pp. 361–365, Sep. 2015, Accessed: Jun. 21, 2026. [Online]. Available: https://ijiee.org/index.php/ijiee/article/view/444