“An Optimized RISC Core Architecture Employing Vedic Mathematics for Low-Power Applications”, IJIEE, vol. 16, no. 2, pp. 496–503, Jun. 2026, doi: 10.48047/73t9w642.