“Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process ”. International Journal of Information and Electronics Engineering 2, no. 6 (December 1, 2012): 944–947. Accessed October 23, 2026. https://ijiee.org/index.php/ijiee/article/view/512.