Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process . IJIEE [Internet]. 2012 Dec. 1 [cited 2026 Oct. 24];2(6):944-7. Available from: https://ijiee.org/index.php/ijiee/article/view/512