FPGA-Based Real-Time Image Processing Using FAST Corner Detection and BRIEF Feature Descriptor
DOI:
https://doi.org/10.48047/tvbae890Keywords:
FAST Detector, BRIEF Descriptor, Streaming Architecture, FPGA, Area-Time EfficiencyAbstract
Feature detection and description are critical steps in real-time computer vision applications such as object tracking, SLAM, and augmented reality. This work presents an area-time efficient streaming architecture for implementing FAST (Features from Accelerated Segment Test) corner detection and BRIEF (Binary Robust Independent Elementary descriptor Features)
Downloads
Download data is not yet available.
Downloads
Published
18.08.2026
Issue
Section
Articles
License
You are free to:
- Share — copy and redistribute the material in any medium or format for any purpose, even commercially.
- Adapt — remix, transform, and build upon the material for any purpose, even commercially.
- The licensor cannot revoke these freedoms as long as you follow the license terms.
Under the following terms:
- Attribution — You must give appropriate credit , provide a link to the license, and indicate if changes were made . You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
Notices:
You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation .
No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.
How to Cite
FPGA-Based Real-Time Image Processing Using FAST Corner Detection and BRIEF Feature Descriptor. (2026). International Journal of Information and Electronics Engineering, 16(2), 658-671. https://doi.org/10.48047/tvbae890