BIST to Diagnosis Delay Fault in the LUT of Cluster Based FPGA

Authors

  • Nachiketa Das, Hafizur Rahaman, and Indrajit Banerjee Author

Keywords:

Delay fault, FPGA, JBits, Look-up table (LUT), Testing.

Abstract

This work reports a novel scheme for testing and 
diagnosis of a delay fault in LUT of a cluster based FPGA. The solution is based on implementing a BISTer structure to diagnosis the delay fault of the LUT. The BUT is implemented by chaining k-number of Look-Up Tables (LUT) in specific way. The ORA used a polling scheme to determine the most suitable result and an ATPG will generate the optimum test pattern that will have full test coverage. The entire scheme was implemented and simulated for Virtex-II FPGA .Here the 
intention was to overcome the drawbacks of previously used method. A design example using the proposed method shows better result. The entire testing scheme can also be applied in On-Line testing environment by using Xilinx Jbits 3.0 API (Application Program Interface) for Xilinx Virtex-II FPGAs.

Downloads

Download data is not yet available.

Downloads

Additional Files

Published

07.03.2012

How to Cite

BIST to Diagnosis Delay Fault in the LUT of Cluster Based FPGA. (2012). International Journal of Information and Electronics Engineering, 2(2), 269-273. https://ijiee.org/index.php/ijiee/article/view/107