Semiconductor Die: Processing and Packaging

Authors

  • Satya Sai Srikant and Rajendra Prasad Mahapatra Author

Keywords:

Resonance, wafer, die, lapping, voids

Abstract

This paper presents the processes, steps and 
inspections, various testing stages involved starting from procurement of wafer onwards to individual Die form. Any semiconductor die or integrated circuit must performed all the processes of inspection and testing once it receives from any manufacturer and then it has to be procured to any Manufacturing Line for further process as a  part of any Manufacturing products.  This paper is also an attempt to isolate the entire good and bad Semiconductor Dies received from some Semiconductor Manufacturer at one place with 
complete package before going to Manufacturing Unit. It not only yields the efficiency of the Product in that Manufacturing line but also it saves a lot of manpower given for Failure Analysis, rework, retesting, etc and also it increases the Product reliability 

Downloads

Download data is not yet available.

Downloads

Published

05.05.2012

How to Cite

Semiconductor Die: Processing and Packaging. (2012). International Journal of Information and Electronics Engineering, 2(3), 366-368. https://ijiee.org/index.php/ijiee/article/view/127