Verification of Embedded System Designs through Hardware-Software Co-Simulation

Authors

  • José Cláudio V. S. Júnior, Alisson V. Brito, and Tiago P. Nascimento Author

Keywords:

Functional hardware verification, co simulation, ptolemy, high level architecture, embedded systems

Abstract

This work proposes an environment for real- time 
testing of heterogeneous embedded systems through co- simulation. The verification occurs on real-time between the system software and hardware platform using the High Level Architecture (HLA) as a middleware between the hardware device and the simulated model. The novelty of this approach is not only providing support for simulations, but also allowing the synchronous integration with any physical hardware devices. In this paper we use the Ptolemy framework as a simulation platform. The integration of HLA with Ptolemy and the hardware models open a vast set of applications, like the test of many devices at the same time, running the same, or different applications or modules, the usage of Ptolemy for real-time control of embedded systems and the distributed execution of different embedded devices for performance improvement or collaborative execution. A case study is presented to prove the concept, showing the successful integration between the Ptolemy framework with an implementation using Atmel and ARM microcontrollers. 

Downloads

Download data is not yet available.

Downloads

Published

10.01.2015

How to Cite

Verification of Embedded System Designs through Hardware-Software Co-Simulation. (2015). International Journal of Information and Electronics Engineering, 5(1), 68-73. https://ijiee.org/index.php/ijiee/article/view/384