System Level Approach to NoC Design Space Exploration
Keywords:
NoC, PSO, analytical model, design space exploration.Abstract
Network-on-Chip (NoC) has recently emerged as a
communication solution for most of the System-on-Chip(SoC) design. Design space exploration and performance evaluation are the most essential task in NoC design. In this paper, we proposed a PSO based integrated design space exploration framework for the NoC design at system level. The results show that our framework optimizes the design matrices like system
throughput and average packet latency for the target
application.
Downloads
Downloads
Published
Issue
Section
License
You are free to:
- Share — copy and redistribute the material in any medium or format for any purpose, even commercially.
- Adapt — remix, transform, and build upon the material for any purpose, even commercially.
- The licensor cannot revoke these freedoms as long as you follow the license terms.
Under the following terms:
- Attribution — You must give appropriate credit , provide a link to the license, and indicate if changes were made . You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
Notices:
You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation .
No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.
