Multiplierless FIR Filter Implementation on FPGA

Authors

  • S. M. Badave and A. S. Bhalchandra Author

Keywords:

FIR filter, multiplierless, distributed arithmetic.

Abstract

Area complexity in the algorithm of finite impulse 
response (FIR) filter is mainly caused by multipliers. Among the multiplierless techniques of FIR filter, Distributed Arithmetic is most preferred area efficient technique. In this technique, precomputed values of inner product are stored in LUT, which are further added and shifted with number of iterations equal 
to the precision of input samples. But the exponential growth of LUT with the order of FIR filter, in its basic structure, makes it prohibitive for many applications. An improvement over the basic DA structure is presented in this paper, by the use of slicing of LUT to the desired length. An architecture of 16 tap FIR filter is presented, with different length of slice of LUT. 
Design implementation and synthesis result shown the 
improvement in speed of operation as well as saving in area, with more number of slices. Found drastic improvement in speed, when compared with earlier result.

Downloads

Download data is not yet available.

Downloads

Published

07.03.2012

How to Cite

Multiplierless FIR Filter Implementation on FPGA. (2012). International Journal of Information and Electronics Engineering, 2(2), 185-188. https://ijiee.org/index.php/ijiee/article/view/88